BEGIN:VCALENDAR
VERSION:2.0
PRODID:Linklings LLC
BEGIN:VTIMEZONE
TZID:America/Denver
X-LIC-LOCATION:America/Denver
BEGIN:DAYLIGHT
TZOFFSETFROM:-0700
TZOFFSETTO:-0600
TZNAME:MDT
DTSTART:19700308T020000
RRULE:FREQ=YEARLY;BYMONTH=3;BYDAY=2SU
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0600
TZOFFSETTO:-0700
TZNAME:MST
DTSTART:19701101T020000
RRULE:FREQ=YEARLY;BYMONTH=11;BYDAY=1SU
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTAMP:20260422T000711Z
LOCATION:403-404
DTSTART;TZID=America/Denver:20231117T103000
DTEND;TZID=America/Denver:20231117T105000
UID:submissions.supercomputing.org_SC23_sess459_ws_h2rc104@linklings.com
SUMMARY:Tydi-lang:  A Language for Typed Streaming Hardware
DESCRIPTION:Yongding Tian, Matthijs Reukers, and Zaid Al-Ars (Delft Univer
 sity of Technology); Peter Hofstee (Delft University of Technology, IBM In
 frastructure Austin); and Matthijs Brobbel, Johan Peltenburg, and Jeroen S
 traten (Voltron Data)\n\nTransferring composite data structures with varia
 ble-length fields often requires designing unique protocols, causing incom
 patibility issues and decreased collaboration among hardware developers, e
 specially in the open-source community. Because the high-level meaning of 
 a protocol is often lost in translation to low-level languages when a cust
 om protocol needs to be designed, extra documentation is required, the int
 erpretation of which introduces new opportunities for errors. \n\nThe Tydi
  specification (Tydi-spec) was proposed to address the issues by codifying
  the complex structures in a type and providing a standard protocol to tra
 nsfer typed data among components. This paper presents Tydi-lang, a langua
 ge that incorporates Tydi-spec for describing typed streams and offers tem
 plates for reusable components. An open-source compiler from Tydi-lang to 
 Tydi intermediate representation (Tydi-IR) is implemented, and a Tydi-IR t
 o VHDL compiler is utilized. Through Tydi-lang examples translating high-l
 evel SQL to VHDL, we demonstrate its efficiency in raising abstraction lev
 els and reducing design effort.\n\nTag: Architecture and Networks\n\nRegis
 tration Category: Workshop Reg Pass\n\nSession Chairs: Jason Bakos (Univer
 sity of South Carolina); Franck Cappello (Argonne National Laboratory (ANL
 ), University of Illinois); Torsten Hoefler (ETH Zürich, Microsoft Corpora
 tion); Kenneth O'Brien (Advanced Micro Devices, Inc. (AMD)); and Christian
  Plessl (Paderborn University, Germany)\n\n
END:VEVENT
END:VCALENDAR