Close

Contributor

Biography
Working on a new chip for HPC at NextSilicon. PhD from ETH Zurich with Prof. Torsten Hoefler on productively programming FPGAs for HPC.
Presentations
Paper
Accelerators
Artificial Intelligence/Machine Learning
Codesign
Fault Handling and Tolerance
Performance Measurement, Modeling, and Tools
Post-Moore Computing
TP